ABSTRACT Synchronous reference frame phase locked loop (SRF-PLL) is widely used for grid synchronization and control in grid-connected applications. A major problem with SRF-PLL is how to improve its dynamic performance and filtering capability under complex grid conditions such as unbalance, distortion, and dc offset mixing without affecting its phase tracking performance and stability. In order to achieve this goal, a novel second-order generalized integrator (NSOGI) and a modified NSOGI (MNSOGI) with dc offset rejection capability based on NSOGI are proposed, and then, an effective hybrid filter is designed and incorporated into the inner loop of a SRF-PLL. The proposed hybrid filter is a combination of a dual MNSOGI and a moving average filter (MAF), it can block the fundamental frequency negative sequence component, dc offset component, and the rest of harmonic components in the SRF-PLL input three-phase voltages at the same time with a simple complexity. The proposed PLL in this paper has a faster transient response due to reducing the window length of the MAF. A small-signal model of the proposed PLL is derived. The stability is analyzed, and parameters design guidelines are given. The effectiveness of the proposed PLL is confirmed through simulation experimental results.
I. INTRODUCTION
With the widespread applications of renewable energy and distributed generation systems, the application scale of grid connected converters in the power grid is also growing. The reasonable control strategy of the grid connected converter is a key technology for effectively connecting the renewable energy with the grid, and grid synchronization is a basic issue [1] . Accurately detecting the grid fundamental frequency positive sequence (FFPS) component is the important task of three-phase grid connected converter synchronization [2] . Usually, the grid is not clean and balanced, so it will be affected by some external factors, such as faults and resonances. And grid connected converter should also be able to synchronize with the grid under adverse grid conditions, not only to maintain efficient connection, but also to provide certain support to the grid voltage to realize fault ride-through operation [3] .
The synchronous reference frame synchronization (SRF-PLL) is the most extensively applied technology in the methods of extracting three-phase voltages synchronization signal [4] . The SRF-PLL employs single-synchronous reference frame phase-locked control structure, transforms the three-phase voltages in the abc reference frame to dq synchronous rotating reference frame through Clark and Park transformations, then forces the q-axis to be zero, realizes the phase lock through closed loop control. The conventional SRF-PLL has excellent frequency/phase tracking capability and dynamic performance under ideal grid conditions. However, when the grid voltage is unbalanced and distorted, the frequency estimation will fluctuate within a large range, so that the voltage synchronization signal cannot be detected accurately [5] .
Under unbalanced three-phase voltages, there are fundamental frequency negative sequence (FFNS) component in the grid voltage which will directly cause the generation of second harmonic in the phase [6] . To restrain influence of FFNS, [7] suggested the decouple double synchronous reference frame PLL (DDSRF-PLL) which has two reference frames rotating at the positive and negative sequence synchronous speed. DDSRF-PLL employed decoupling network to eliminate double-frequency oscillation on the reference axis caused by unbalanced voltage, but its structure is more complex and the capability to block harmonics is limited, additionally, an additional low-pass filter is required to block harmonics which will slow down the transient response of the system. The synchronous signal detection method based on decoupling multi synchronous reference frame is proposed in [8] , which solved the shortcoming of DDSRF-PLL under harmonic conditions. In [9] , the double second-order generalized integrator PLL (DSOGI-PLL) can accurately extract the voltage synchronization signal when the grid voltage is unbalanced, however, when the grid voltage contains harmonics components, the synchronization signal extraction will be affected by the harmonics and larger oscillation will appear. To tackle this problem, a multi-second-order generalized integrator (Multi-SOGI) structure is proposed in [10] , Multi-SOGI modules are connected in parallel, and the output signal of each module crosses and feeds forward to extracting the grid fundamental voltage and each harmonic signal, but its structure is complicated.
To deal with harmonics disturbance problem, many advanced PLL methods have been proposed by scholars to improve the filtering performance of PLLs. These approaches include notch filter PLL (NF-PLL) [11] , [12] , delayed signal cancellation PLL (DSC-PLL) [13] , [14] , moving average filter PLL (MAF-PLL) [15] , etc. MAF-PLL has the great advantages of easy digital implementation, fewer calculation and excellent filtering capability, and it can achieve good phase-locked performance by reasonably selecting the length of the window under distorted power grid [16] . The enhanced pre-filter moving average filter PLL (EPMAF-PLL) proposed by [17] has higher dynamic response than MAF-PLL, but its computational complexity is not applicable for hardware implementation. In [18] a MAF-PLL based on differential operation which called DMAF-PLL was proposed. This approach incorporates a differential operation filter into the MAF-PLL control inner loop and shortens the MAF window length to 1/6 T to reduce the delay. A specially designed differential operation filter which can eliminate FFNS components is cascaded with MAF to construct a hybrid filter structure. The hybrid filter structure meets the filtering performance requirements of the PLL and significantly improves the transient response. However, a disadvantage of this approach is that the overshoot of the frequency estimation is too large when the grid voltage phase jump occurs.
In addition, the DC offset in the PLL input voltage will cause fundamental frequency oscillation errors in the phase and frequency estimates of PLL [19] - [22] . In order to eliminate the phase and frequency estimate error caused by DC offset, [23] analyzes the DC offset using mathematical quantitative method in the αβ-frame, and proposes a DC integrator to the PLL to eliminate the DC offset component in the αβ-frame. Reference [24] proposed an modified DSC algorithm based on DSC operator. The frequency characteristic of the DSC can be shifted by using additional adjustable parameter n s to eliminate DC offset component. This method can effectively reduce the delay caused by the DC offset rejection process. This paper proposes a novel SOGI (NSOGI) structure and suggests a modified novel SOGI (MNSOGI) structure that can completely block the DC offset components based on the NSOGI, then a dual modified novel SOGI (DMNSOGI) filter stage is designed. A novel hybrid filter consisting of DMNSOGI and MAF is proposed and incorporated into the SRF-PLL control loop. The proposed PLL can block FFNS component, DC offset component and dominant harmonic components in three-phase grid voltages without increasing calculation burden. By setting the MAF window length to 0.0033s, the grid voltage synchronization signal quickly and accurately can be extracted by the proposed PLL when the grid voltage is unbalance and distorted. The effectiveness of the proposed PLL under adverse grid voltages is validated through experimental results.
II. PLL INPUT VOLTAGE COMPONENT ANALYSIS
When the PLL three-phase input voltages are under adverse conditions, the voltage will contain the fundamental voltage component, the DC offset component, and each harmonic component. After Fourier transform, the three-phase input voltages can be expressed as
Where k = a, b, c, U 0k denotes the DC offset component, U 1k denotes the fundamental voltage's amplitude; U nk denotes the n-th harmonic component's amplitude; θ k1 is the phase angle of the fundamental component; θ kn is the phase angle of n-th harmonic component.
For PLLs, after the Clark transformation, the dominant voltage component of the three-phase voltages in the αβ-frame becomes non-triple odd harmonic components, ie, +1th, −5th, +7th, −11th, +13th,. . . voltage components [25] . The DC offset component is still on the 0 axis and the FFNS component appears as −1th voltage component in the αβ-frame.
After Park transformation, the dominant components of the voltage signal are transformed into even harmonic components in the dq-frame, ie, 0th, −2th, ±6th, ±12th,. . . voltage components [26] . The FFPS component becomes the DC component of the dq-frame. The DC offset component behaves as a −1 voltage component and the FFNS component appears as −2th voltage component.
The above conclusions are summarized in Table 1 . It can be seen form Table 1 , some frequency components are negative, which means that the voltage components of the grid are negative sequence voltage. In addition, it can be observed that the voltage components at-50Hz and 0Hz in the αβ-frame denote the FFNS component and the DC offset component, which are presented as voltage components at −100Hz and −50Hz in the dq-frame. Therefore, blocking FFNS, DC offset and all harmonic components in SRF-PLL inner loop means to eliminate voltage components at −50Hz, −100Hz, ±300Hz, ±600Hz,. . ..
III. DMNSOGI DESIGN BASED ON COMPLEX VECTOR FILTER
This section proposes a NSOGI structure and a MNSOGI filter unit with DC offset rejection capability, constructs and designs the DMNSOGI filter using the complex vector filter approach.
A. COMPLEX VECTOR FILTER
To extract grid fundamental frequency and phase amplitude information quickly and accurately, the αβ pre-filter can be added before the input of the PLL, which is as shown in Fig.1 . The SRF-PLLs employing this approach include MCCF-PLL, DSOGI-PLL, DDSRF-PLL, DSC-PLL etc.
It can be seen from Fig. 1 , the grid voltage α-axis component v α and the β-axis component v β adopt αβ pre-filter filter to obtain v o,α and v o,β . The filter is a dual-input dual-output system.
When the αβ pre-filter works for v α and v β independently, the real-domain filter can be used to analyze the α-axis and β-axis of the αβpre-filter respectively. However, when the α-axis and the β-axis of αβ pre-filter are coupled, it is required four real-domain filter transfer functions H αα (s), H ββ (s), H αβ (s), H βα (s) to describe the αβ prefilter input-output relationship completely, which is more complex [27] .
Considering the symmetry and orthogonal characteristics of the α-axis and the β-axis, the input and output of the αβ pre-filter can be treated as complex vector respectively. Therefore, αβ pre-filter can be seen as a single-input and single-output complex vector filter.
In the stationary αβ reference frame, the voltage complex vector v αβ (s) can be described as: Where, v α (s) and v β (s) are the α-axis and β-axis real domain expressions.
The complex vector filter is shown in Fig. 2 , where H (s) is the transfer function of the complex vector filter with the following expression [28] :
Where R(s) is the real part of the transfer function and Q(s) is the imaginary part of the transfer function.
According to Fig. 2 (a), (2) and (3), we can obtain the output of the complex vector filter v o,αβ (s).
where
The implementation of the complex vector filter based on the real domain transfer function is shown in Fig. 2 
(b).
αβ pre-filter input and output relationship only need a complex vector transfer function H (s) to be described completely, which is more concise. In it, the imaginary part Q(s) of H (s) reflects the coupling between the α-axis and the β-axis of the αβ pre-filter. The amplitude-frequency and phase-frequency characteristics of the complex vector filter can be obtained by substituting s = jω into H (s). When ω > 0, the frequency response of the complex vector transfer function H(jω) reflects the positive sequence rotation vector input-output relationship, that is the response of the αβpre-filter to the grid voltage positive sequence component. When ω < 0, H(jω) reflects the negative-sequence rotation vectors input-output relationship, that is the response of αβ pre-filter to the grid voltage negative sequence component. Therefore, the complex vector filter method can be used to analyze the grid voltage unbalance component rejection capability of the SRF-PLL based on the αβpre-filter obviously. 
B. DESIGN OF NSOGI AND MNSOGI
To mitigate the influence of harmonics and FFNS component on the SRF-PLL, it is necessary to complete the extraction of the FFPS component before the synchronous coordinate transformation. In order to realize the separation of positive and negative sequence signals, this paper proposes a novel signal processing module of a generalized second order integrator orthogonal signal generator (NSOGI-OSG). The novel SOGI structure is shown in Fig.3 (a) , which has one input and two outputs. Where v is the input signal of NSOGI, q is the phase shift factor with 90 • ,ω is the estimated frequency of the grid voltage, v and qv' are the direct and in-quadrature versions of v, and ξ is damping coefficient. Fig.3 shows the input and output relationship in s domain as follow:
The transfer function of the NSOGI unit can be obtained from (7) as follows:
It can be seen that NSOGI has the same transfer function as the conventional SOGI, so its structure is equivalent to conventional SOGI.
And R n (s) has a zero at s = 0, so v has the DC offset rejection capability. That means the R n (s) can eliminate the DC offset component. As shown in Fig.3(a) , v eliminates the DC offset by inverse feedback to the input signal. It can be seen from Fig.3(a) , because Q n (s) is a low-pass filter, qv' has not the DC offset rejection capability, so it will be affected by DC offset, which will cause the amplitude error of the input voltage signal and affect the following phase angle lock. Fig.3(b) illustrates the proposed MNSOGI structure in this paper. The quadrature signal qv' is taken from different points in the NSOGI to reject the DC offset completely. It can be obtained from Fig.3(b) .
Therefore, the MNSOGI transfer function is
The transfer function R n (s) is same as R m (s), but the Q m (s) is different. There is zero at s = 0 in Q m (s), it means that there is zero at 0Hz, so the qv' has the DC offset rejection capability. The bode plot of R m (s) and Q m (s) is shown in Fig.4 . It can be seen from Fig.4 , R m (s) exhibits a bandpass filter characteristic, the bandpass center frequency isω. The amplitude attenuation atω is 0, and there is no phase shift, but it has a strong attenuation to other frequency signals. Selectingω as the fundamental voltage frequency of the power grid, the harmonic components can be restrained, and the fundamental signal has no attenuation and no phase shift. The output characteristic of Q m (s) has changed. The gain in the low frequency band is negative and has a large value. The DC component in qv' can be rejected, but the Q m (s) gain gradually increases with increasing frequency. As a result, the ability of Q m (s) to restrain high-frequency harmonic is greatly reduced. reject the FFNS component by parallel staggered structure. In this paper, the DSOGI structure is employed, but the two SOGIs are replaced with MNSOGI in Fig.3 , then a DMNSOGI filter is proposed. So the FFNS component and DC offset can by rejected by the DMNSOGI without increasing the calculation burden.
The DMNSOGI structure is shown in Fig.5 , and the expression of DMNSOGI structure is
Where v α , v β are the voltage signal in αβ-frame after Clark transformation to the three-phase voltage v abc .v (14), the DMNSOGI filter can be written as a complex vector transfer function.
The bode plot of DMNSOGI is shown in Fig. 6 . The grid estimated frequencyω is 50Hz, ξ is set to 0.7 and the actual value of ξ will be determined later. According to Table 1 and Fig. 6 , the DMNSOGI can eliminate the voltage component of 0Hz and −50Hz in αβ-frame, it means that FFNS component and DC offset will be completely eliminated by using DMNSOGI. And the gain of the FFPS component at 50Hz is 0, and the phase is 0. This means that the amplitude and phase of the FFPS component is not affected at all.
DMNSOGI eliminates the interference of FFNS component and DC offset component completely by using complex vector filter. However, as mentioned before, the Q m (s) of the MNSOGI filter unit weakens the ability to retain highfrequency harmonic, resulting in the rejection capability of DMNSOGI to high frequency harmonics is reduced, which can be seen in Fig.6 .
IV. HYBRID FILTER -BASED PLL A. DESIGN OF HYBRID FILTER BASED ON DMNSOGI
To reject all dominant harmonics components of the SRF-PLL completely, DMNSOGI and MAF are incorporated into the SRF-PLL to form the proposed PLL. The structure of the proposed PLL is shown in Fig.7(a) .According to Table 1 , the role of DMNSOGI is to reject the DC offset component at 0 Hz and FFNS component at −50 Hz in αβ-frame, and the role of MAF is to reject other harmonic components ±300Hz, ±600Hz,.....in dq-frame. The window length of the MAF is 0.0033s, the window length is 0.02s in the conventional MAF-PLL.
The equivalent structure of the proposed PLL is shown in Fig.7(b) .As shown in Fig.7(b) , DMNSOGI is transformed into the dq-frame to achieve the dqDMNSOGI, which is cascaded with the MAF to form a hybrid filter. Then the hybrid filter is incorporated into the SRF-PLL control inner loop to form the proposed PLL. So the transfer function of dqDMNSOGI can be obtained by substituting s in DMNSOGI (s) for s + jω [25] , where ω p = ξω.
dqDMNSOGI(s) = DMNSOGI(s + jω)
The bode plot of the proposed dqDMNSOGI(s) is shown in Fig. 8 . ξ is also set to 0.7. It can be observed that the notch frequencies of dqDMNSOGI(s) are −100Hz z and −50 Hz. And the gain of the FFPS component at 0Hz in dq-frame is 0, and the phase is 0. In order to determine the value of ξ , it's necessary to study the step response curve of dqDMNSOGI(s). Since dqDMNSOGI(s) is a double input complex vector transfer function, the input of the step response is a vector. When the PLL is in phase locked state, v d and v q are the FFPS component of the fundamental voltage amplitude and 0 respectively. Therefore, for dqDMNSOGI(s), the input signal of its unit step response can be expressed as
Thus, the step response of the complex vector transfer function dqDMNSOGI (s) can be expressed as
The time domain expression for the step response can be obtained by taking the inverse Laplace transform from (18) . The time domain expression curve is drawn with different damping coefficients, as shown in Fig.9 . As shown in Fig. 9 , when ξ increases, the step response is faster, but the overshoot is greater. When ξ is smaller, the settling time is longer, but the overshoot is smaller. To make the step response with faster response speed and smaller overshoot, select ξ to be 0.7.
According to Fig. 1 and (4), after mathematical manipulation, the real part R(s) and the imaginary part Q(s) of the dqDMNSOGI(s) can be obtained as follows: (20) And the transfer function of MAF is
Step response of dqDMNSOGI(s). Furthermore, the transfer function of the hybrid filter consisted with dqDMNSOGI and MAF can be written as
Since MAF is only responsible for rejecting all harmonics except −100 Hz and −50 Hz in dq-frame in Table 1 , T ω is set to T /6, where T is the voltage fundamental period 0.02 s, so T ω is 0.0033s.
According to (22) , the bode plot of the proposed hybrid filter is shown in Fig. 10 . It can be observed that the FFNS component, DC offset component and other harmonic components in Table 1 can be rejected completely by the hybrid filter. There is no frequency shifted for the FFPS component (at 0Hz)in the dq-frame, and the amplification factor is 1.
B. SMALL-SIGNAL MODEL
As the structure of the proposed PLL has been shown in Fig.7 , the small-signal model of the proposed PLL can be simply VOLUME 6, 2018 FIGURE 11. Small-signal model of the proposed PLL. obtained in Fig.11 . According to the modeling method in [29] , the dqDMNSOGI(s) is modeled by R(s) for mathematical modeling. The accuracy will be examined later by simulation.
C. PARAMETER DESIGN GUIDELINES
The open-loop transfer function for the small-signal model is
Ts/6
Because the existence of delay link in MAF in (23), the first-order Pade approximation approach is employed to replace the delay link as follows:
The presence of the high-order components in (23) complicates the analysis and design PLL. According to the reduced order equivalent method of higher-order PLL system in [30] , the Pade approximation reduction approach in [31] is adopted to equivalent R(s) MAF(s) as the first order transfer function.
R(s)MAF(s)
The system open loop transfer function is
To obtain the PI controller parameters for (27) , this paper uses the symmetric optimal design method in [19] to give the two parameters of the PI controller as
Where b is design constant that determines the phase margin (PM) of the system, usually, b is set to be 1 + √ 2. Fig.12 . The PM is 44.9 • and the corresponding frequency is 6.79Hz. The gain margin(GM) the PLL is 18.9dB, the corresponding frequency is 39.8Hz, so the system stability can be ensured.
D. ACCURACY OF SMALL-SIGNAL MODEL
To verify the accuracy of the small-signal model, this section compares the proposed PLL and its small-signal model results under MATLAB / Simulink. In the simulation, the phase error under phase jump of 10 • and frequency jump of +1Hz are compared respectively, as shown in Fig.13 . It can be observed that high accuracy of the small-signal can be verified.
V. EXPERIMENTAL RESULTS
To confirm the effectiveness of the proposed PLL, the experiments are implemented in this section and the experimental results are analyzed. The DSP TMS320F28335 is employed in the experiments. The experiments are based on the arbitrary waveform generator to generate three-phase voltage signals. The sampling frequency is set to 10kHz. The nominal frequency is set to 2π 50 rad/s, and the amplitude is normalized to 1p.u.. The third-order Adams-Bashforth method in [32] is used to ensure the accuracy of the discrete system model and avoid algebraic loop. The corresponding relation between the integral link of the continuous domain and the discrete domain is as follows
Since the proposed PLL method is based on the DSOGI-PLL structure and MAF method, for the sake of comparison, DSOGI-PLL [25] and DMAF-PLL [18] are also implemented. The control parameters of the PLLs included in the experiments are summarized in Table 2 . The parameter design processes of the PLLs are presented in [25] and [18] .
A. PHASE JUMP Fig.14 shows the experimental waveforms when the grid voltage undergoes a phase jump of +40 • . As shown in Fig.14 , the proposed PLL takes around 0.5 grid cycles to recover the accurate phase and frequency of the power grid, and the phase estimation error is reduced to zero. The settling time of the other two PLLs is about one grid cycle. The settling time of the three PLLs meets the requirements of grid regulation for the transient response of grid-connected devices. However, the grid frequency estimation overshoot of DMAF-PLL is more than 25Hz. The huge overshoot violates the grid frequency fluctuation limit [33] , will cause the wrong judgments of the grid-connected equipments and incorrect disconnection of the equipments from the grid [34] .
B. FREQUENCY STEP CHANGE Fig.15 shows the experimental waveforms when undergoes a frequency step change of +5Hz. It can be observed from Fig. 15(a) and (b) , the proposed PLL in this paper takes 15ms to track the phase of the power grid, and its phase estimation error returns to 0 after 16ms. Although the frequency estimated speed of DMAF-PLL and DSOGI-PLL is less than the proposed PLL, it is still within 20ms to meet the transient response requirement of gridconnected equipments [35] , [36] . The frequency overshoot of DMAF-PLL and DSOGI-PLL are more than 1.5Hz. However, the proposed PLL has only very small frequency estimation overshoot.
C. DC OFFSET INJECT
In order to verify the performance of the three PLLs when the grid voltage is mixed with DC offset components, the DC offset injection experiment is implemented. The phase A is injected with 0.2p.u., the phase B is injected with 0.1p.u., and the phase C is injected with −0.2p.u. The design of DMAF-PLL to reject DC offset can be found in [18] . Fig.16 shows the voltage waveform when the grid voltage is mixed with DC offset.
It can be observed that there is fluctuation in the phase estimation errors and the frequency estimations of the three VOLUME 6, 2018 PLLs when the DC offset is injected into the three-phase voltage. Taking the frequency shift less than 0.2Hz as the standard, the proposed PLL takes around one grid cycle to recover the accurate phase and frequency of the power grid, and the settling time of DMAF-PLL is slightly slower. Since DSOGI-PLL does not have the ability to reject DC offsets, its frequency estimation and phase error have a 50 Hz fundamental frequency oscillation.
D. UNBALANCED AND DISTORTED GRID VOLTAGES
To evaluate the performance of the three PLLs when the grid voltage is distorted, the grid voltage distortion experiment is implemented. The experimental distorted grid voltage is mixed with both the DC offset and dominant harmonic voltage components. The mixed DC offset parameters are same as that in the previous section. parameters. The frequency of the grid undergoes a +5Hz frequency step change. The voltage waveform when the grid voltages are distorted is shown in Fig.17 .
It can be seen from Fig.17 that the proposed PLL and MAF-PLL can eliminate the effects of DC offset and harmonic components completely. The DSOGI-PLL does not have the capability to reject DC offset, so the frequency estimation and phase error appear 50Hz oscillation. At the same time, there are still small amplitude oscillations caused by harmonics. It means that although DSOGI-PLL can retrain the oscillating error caused by harmonic components partly, it cannot completely eliminate the harmonics influence on phase and frequency estimation. The reason is that DSOGI-PLL filter stage is consisted of the low-pass filter, it can only block harmonic partly. In addition, compared with the proposed PLL and DMAF-PLL settling time, it can be seen that settling time of the proposed PLL is less than DMAF-PLL.
E. EXPERIMENTAL RESULTS ANALYSIS
All experimental results are listed in Table 4 . The performance of the three PLLs is evaluated in three aspects-transient response, filtering capability, and frequency estimation overshoot.
1) THE PROPOSED PLL
The proposed PLL has the shortest settling time in the dynamic response of the three experiments, so its transient response performance is best. The proposed PLL can completely block the FFNS component, DC offset component and harmonic components in the Table 1 . Its frequency estimation overshoot is relatively small compared to other PLLs when the grid voltage undergoes frequency step change. In addition, the computational burden of the proposed PLL is a little higher than other PLLs', so its execution time is bigger, but most digital processors can meet the computational burden.
2) DSOGI-PLL
The dynamic performance and filtering capabilities of DSOGI PLL are not satisfactory. Its dynamic response speed is the slowest in the three PLLs, and its filtering stage cannot completely block the harmonic under the non-ideal grid voltage condition. Another disadvantage is that DSOGI -PLL cannot reject DC offset caused by grid voltage or signal acquisition stage. These defects are serious drawbacks for grid-connected equipments.
3) DMAF-PLL
The settling time of DMAF-PLL is longer than the proposed PLL, but shorter than DSOGI-PLL. However, DMAF-PLL has large frequency estimation overshoot when the grid voltage is changed. Due to the huge frequency estimation overshoot, the power grid-connected equipments using the DMAF-PLL will cause the wrong judgments of the VOLUME 6, 2018 grid-connected equipments and make equipments to break away from the grid. The reason for this phenomenon is the existence of complex differential operation in the filtering stage of DMAF-PLL.
VI. CONCLUSION
In this paper, a NSOGI structure and a modified NSOGI structure with DC offset rejection capability are proposed,a DMNSOGI filter that can reject both the DC offset and FFNS component is designed. The DMNSOGI filter is transformed into the dq-frame and cascaded with the MAF to constitute a hybrid filter which is integrated into the SRF-PLL inner loop, then the small-signal model of the proposed PLL is established, and parameters design guidelines is given. This approach can block the DC offset, FFNS component and dominant harmonic components in the input voltage completely with a simple complexity. Under the adverse power grid conditions, through the experimental comparison analysis with other similar methods, it can be concluded that the proposed PLL has better disturbance rejection ability and faster transient response.
